As feature sizes continue to shrink at a breakneck pace, transistor-level analysis and optimization in digital design is becoming a necessity for achieving a solution with the unique combination of ...
Manual and automated IC-layout tools are integrated in the PEYE Yield Finder analysis software. The combined yield-driven, standard-cell, design-optimization flow facilitates the application of design ...
At its introduction almost three years ago, Zenasis Technologies' ZenTime was marketed as a standard cell-optimization tool largely for integrated device manufacturers (IDMs). But Zenasis has ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback