Abstract: This contribution presents a new Modified Compressed Sparse Row (MCSR) format designed for multi-core FPGA-based hardware accelerators for the calculation of Sparse Matrix Vector ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback